Dissertation > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Computer applications > Information processing (information processing) > Pattern Recognition and devices > Image recognition device

Research on multi format video processing technology based on TMS320DM6467

Author ZhuYanMing
Tutor QianZuoSheng; LuLiuBing
School Nanjing University of Technology and Engineering
Course Optical Engineering
Keywords embedded image processing FPGA PAL analog video HDMI
CLC TP391.41
Type Master's thesis
Year 2013
Downloads 79
Quotes 0
Download Dissertation

Embedded image processing system compatibling with a variety of video formats and providing a variety of video input and output interface, both in civilian multimedia devices and on the military integration of optoelectronic reconnaissance equipment, has broad application background and market demand. This article use an FPGA as the core of embedded microcontroller processor, to develop an integrated multi-format video processing system,which provides a complete video input and output front and rear and supports a variety of video formats and interfaces for TMS320DM6467high-performance image processor.This paper analysed video technology first, focusing on the current the mainstream video image format and video transmission interface technology,and discussed multi-format video processing compatibility issues,Next,analysed the VPIF of TMS320DM6467high-performance image processor, making it clear that what video image format the image processing can support.Then, on this basis, this paper raised a multi-format video processing system overall solution using EP3C55type FPGA as the core of embedded microcontroller processor. This solution can support the current mainstream of PAL system analog video input and SD&HD digital video HDMI input mode. Using GM7113C decoding chip to realize PAL system analog Video receiving, SIL9125chip to realize SD&HD digital video HDMI receiving, and ADV7343multi-format video encoder chip to realize CVBS output, S-Video output and YPbPr component output. Then, according to the solution, the hardware principle diagram design and PCB layout of the wiring were completed. Finally, through the FPGA programming, used Verilog language simulate the I2C bus timing and the completed the video codec chip initialization work. Realized the PAL composite video input and SD video image output of three different video interface, and HD video HDMI inputs and YPbPr component output.Reached design original intention that compatible many video image format and video interface, and provided a complete video input/output channel for subsequent TMS320DM6467image processing.

Related Dissertations
More Dissertations